B. Amendments to the Claims

The following listing of the claims replaces all prior versions and listings of the claims in the application.

Claims 1-16 (Canceled)

17. (Currently Amended) A transistor formed on a substrate assembly, comprising:

a raised drain structure;

a raised source structure;

a gate located between said source and said drain, wherein a top surface of said raised drain structure, a top surface of said raised source structure, and a top surface of said gate are positioned substantially within a common plane;

a first capping layer in communication with at least a portion of said gate and said source;

a first portion of a gate oxide structure in communication with at least a portion of said gate and said source;

a first pocket implant junction located in said substrate assembly, said first pocket implant junction comprising a first high dose dopant implant and defining a first low-resistance path, wherein said first pocket implant junction is in communication with said source predominantly along a non-sidewall portion thereof and extends under a first portion of said gate;

a second capping layer in communication with at least a portion of said gate and said drain;

a second portion of said gate oxide region in communication with at least a portion of said gate and said drain;

a second pocket implant junction located in said substrate assembly, said second pocket implant junction comprising a second high dose dopant implant and defining a second low-resistance path, wherein said second pocket implant junction is in communication with said drain predominantly along a non-sidewall portion thereof and extends under a second portion of said gate;

a first field oxide region at least partially recessed within the substrate assembly and in communication with the raised drain structure; and

a second field oxide region at least partially recessed within the substrate assembly and in communication with the raised source structure.

Claims 18-97 (Canceled)

- 98. (Previously Presented) The transistor of claim 17, wherein said raised source includes doped polysilicon.
- 99. (Previously Presented) The transistor of claim 17, wherein said raised drain includes doped polysilicon.
- 100. (Previously Presented) The transistor of claim 17, wherein said gate includes doped polysilicon.
- 101. (Previously Presented) The transistor of claim 17, wherein said source includes a plug.

- 102. (Previously Presented) The transistor of claim 101, wherein said plug includes an adhesive layer.
- 103. (Previously Presented) The transistor of claim 17, wherein said gate includes a gate terminal.

Claims 104-124 (Canceled)

125. (Currently Amended) A transistor formed on a substrate assembly, comprising:

a raised drain structure;

a raised source structure;

a gate located between said source and said drain, wherein a top surface of said raised drain structure, a top surface of said raised source structure, and a top surface of said gate are positioned substantially within a common plane;

a first capping layer in communication with at least a portion of said gate and said source;

a first portion of a gate oxide region in communication with at least a portion of said gate and said source;

a first pocket implant junction located in said substrate assembly, said first pocket implant junction comprising a first high dose dopant implant and defining a first low-resistance path, wherein said first pocket implant junction is in communication with said source predominantly along a non-sidewall portion thereof and extends under a first portion of said gate;

a first outdiffusion area located in said substrate assembly and extending under at least a portion of said source;

a second capping layer in communication with at least a portion of said gate and said drain;

a second portion of said gate oxide region in communication with at least a portion of said gate and said drain;

a second pocket implant junction located in said substrate assembly; said second pocket implant junction comprising a second high dose dopant implant and defining a second low-resistance path, wherein said second pocket implant junction is in communication with said drain predominantly along a non-sidewall portion thereof and extends under a second portion of said gate;

a second outdiffusion area located in said substrate assembly and extending under at least a portion of said drain;

a first field oxide region at least partially recessed within the substrate assembly and in communication with the raised drain structure; and

a second field oxide region at least partially recessed within the substrate assembly and in communication with the raised source structure.

126. (Previously Presented) The transistor of claim 125, wherein said first and second pocket implant junctions include phosphorous.

Claim 127 (Canceled)

128. (Currently Amended) A transistor formed on a substrate assembly, comprising:

a raised drain structure;

a raised source structure;

a gate located between said source and said drain, wherein a top surface of said raised drain structure, a top surface of said raised source structure, and a top surface of said gate are positioned substantially within a common plane;

a first capping layer in communication with at least a portion of said gate and said source;

a first portion of a gate oxide region in communication with at least a portion of said gate and said source;

a second capping layer in communication with at least a portion of said gate and said drain;

a second portion of said gate oxide region in communication with at least a portion of said gate and said drain;

a halo implant structure located in said substrate assembly, said structure comprising a first pocket implant junction and a second pocket implant junction, wherein said first pocket implant junction includes a first high dose dopant implant in communication with said source predominantly along a non-sidewall portion thereof and extends under a first edge of said gate, and wherein said second pocket implant junction includes a second high dose dopant implant in

communication with said drain predominantly along a non-sidewall portion thereof and extends under a second edge of said gate;

a first field oxide region at least partially recessed within the substrate assembly and in communication with the raised drain structure; and

a second field oxide region at least partially recessed within the substrate assembly and in communication with the raised source structure.